### Laboratorio di Sistemi Operativi Anno Accademico 2005-2006

#### uMPS Introduction

Mauro Morsiani

Copyright © 2006 Mauro Morsiani
Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free
Documentation License, Version 1.2 or any later version published by the Free Software Foundation, with no
Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license can be found at:

## A simulator, why?

- Modern hardware architectures:
  - may be too complex to understand
  - may be not useful for teaching and demonstration purposes
  - may require additional costs for effective development (software development kit, test boards, etc.)
  - may add unnecessary complexities to the development cycle

2006 Mauro Morsiani

## A simulator, why?

- A simulated hardware architecture:
  - may be tailored to provide exactly the "right" features for teaching and demonstration purposes
  - may be provided with an integrated development kit, graphical user interface and debug tools
  - may be deployed on available CS lab equipment
  - will probably be a lot slower than the real one (not always a bad feature)

### MIPS, MPS and uMPS

- MIPS: Microprocessor (without) Interlocking Pipe Stages
  - one of the original RISC processor architectures from the '80s
  - with a lot of interesting features
  - still widely used (on embedded systems, but also ...)
- **MPS:** 
  - a complete (simulated) computer system integrating an (emulated)
     MIPS R3000 CPU
- · uMPS:
  - a complete (simulated) computer system integrating an (emulated) MIPS R3000 CPU with physical and virtual memory addressing

Mauro Morsiani

iani

## A MIPS processor, why?

- MIPS R3000 processor with MIPS I instruction set:
  - is reasonably easy to understand
  - provides useful features and insights for instructional purposes
  - <sup>?</sup> documentation is widely available
  - is supported by the GNU gcc compiler and development kit
  - does not impose a fixed devices interface
  - More info (and manuals too):

http://en.wikipedia.org/wiki/MIPS\_architecture

### MPS and uMPS

- MPS simulator provides:
  - a complete emulation of MIPS R3000 main processor and CP0 (MIPS I instruction set)
  - RAM
  - ? ROM (for bootstrap and basic functions)
  - a basic set of devices:
    - ? TOD clock
    - <sub>?</sub> disks
    - 2 tapes
    - <sub>?</sub> printers
    - tty-like terminals
  - an integrated development kit, with a graphical user interface, a cross-compiler (gcc) and debug tools

© 2006 Mauro Morsiani


© 2006 Mauro Morsian


## MPS and uMPS


- <sub>2</sub> uMPS:
  - 2 (almost) "all of the above"
  - ethernet-like network interfaces
  - physical and virtual memory addressing
  - a streamlined user interface
- Why use uMPS and not MPS?
  - Because having virtual memory "right from the beginning" adds unnecessary complexities when writing an OS from scratch...


#### MPS and uMPS may be compiled on:


- FreeBSD, GNU/Linux distributions (x86 and PPC)
- 9 Sun Solaris











#### uMPS processor features:

- RISC-type integer instruction set on a load-store architecture
- 32-bit word for registers/instructions/addressing (4 GB physical address space)
- Pipelined execution, delayed loads and branches
- 32 general purpose registers (GPR) denoted \$0. . .\$31
  - Register **\$0** is hardwired to zero (0)
  - Registers \$1...\$31 (also with mnemonic designation)

## uMPS processor architecture

- uMPS processor features (cont'd):
  - all of \$1...\$31 registers may be used, but some conventions exist, for example:
    - 2 \$26 and \$27 (\$k0 and \$k1) are reserved to kernel use
  - HI and LO, special registers for holding the results from multiplication and division operations
  - PC, the program counter

© 2006 Mauro Morsia

- v uMPS processor features (cont'd):
  - CP0 (CoProcessor 0) is incorporated into the main CPU and provides:
    - 1 two processor operation modes:
      - kernel-mode
      - 2 user-mode
    - 2 exception handling
    - 7 virtual memory addressing

## uMPS processor architecture

- uMPS processor features (cont'd):
  - 2 CP0 has 8 registers:
    - Status register
    - 2 used for exception handling:
      - <sub>?</sub> Cause
      - ? EPC
    - 2 used for virtual memory addressing:
      - <sub>?</sub> Index
      - **? Random**
      - · EntryHi
      - ? EntryLo
      - BadVAddr

© 2006 Mauro Morsiani

© 2006 Mauro Morsi

- Miscellaneous uMPS processor features:
  - 2 Endianness:
    - the uMPS processor may operate in big-endian and little-endian mode (the emulator uses the endianness of the host architecture)
    - 2 a different cross-compiler set is required
  - ? CP1: optional coprocessor for floating point support
    - ? unimplemented
    - processor traps if floating point instructions are executed or CP1 access is attempted

## uMPS processor architecture

Big endianness:



High Addresses

Low Addresses

8	9	10	11
4	5	6	7
0	1	2	3


Word address


4 0

Bits

2006 Mauro Morsiani

© 2006 Mauro Morsia








- 7 uMPS virtual memory address format:
  - Segment Number, Virtual Page Number and Offset
  - ASID (Address Space IDentifier): 0..63 (0 for Kernel)





#### ? Status register structure:

? IE: Interrupt Enable

KU: Kernel/User mode (kernel = 0)

? IM: Interrupt Mask

**VM**: Virtual Memory

BEV: Bootstrap Exception Vector

? **CU**: Coprocessor Usable

## uMPS processor architecture


- 7 uMPS processor status at bootstrap:
  - <sub>?</sub> CP0 is enabled
  - ? Virtual Memory is off
  - Bootstrap Exception Vector bit is on
  - Processor is in Kernel mode
  - PC = 0x1FC0.0000 (in boot ROM)

© 2006 Mauro Morsiani

© 2006 Mauro Morsian

#### Exception handling:

- PEPC (Exception PC): is automatically corrected by the CPU if BD bit is set, to allow re-execution of the branch
- · Cause:



uMPS processor architecture

- ? Exception handling (cont'd):
  - ? Cause explained:
    - P: Interrupt Pending
    - <sup>?</sup> **BD**: Branch Delay
    - <sup>?</sup> **CE**: Coprocessor Error
    - <sub>?</sub> ExcCode

© 2006 Mauro Morsiani

#### ? ExcCode:

Number	Code	Description	
0	Int	External Device Interrupt	
1	Mod	TLB-Modification Exception	
2	TLBL	TLB Invalid Exception: on a Load instr. or instruction feto	
3	TLBS	TLB Invalid Exception: on a Store instr.	
4	AdEL	Address Error Exception: on a Load or instruction fetch	
5	AdES	Address Error Exception: on a Store instr.	
6	IBE	Bus Error Exception: on an instruction fetch	
7	DBE	Bus Error Exception: on a Load/Store data access	
8	Sys	Syscall Exception	
9	Bp	Breakpoint Exception	
10	RI	Reserved Instruction Exception	
11	CpU	Coprocessor Unusable Exception	
12	OV	Arithmetic Overflow Exception	
13	BdPT	Bad Page Table	
14	PTMs	Page Table Miss	

# uMPS processor architecture

- - Exception types:
    - Program Traps (PgmTrap)
    - ? SYSCALL/Breakpoint (SYS/Bp)
    - ? TLB Management (TLB)
    - ? Interrupts (Ints)

© 2006 Mauro Morsiani

- ? Exception handling (cont'd):
  - Program Traps (PgmTrap)
    - 2 Address Error (AdEL & AdES)
    - <sup>2</sup> Bus Error (*IBE* & *DBE*)
    - Reserved Instruction (RI)
    - ? Coprocessor Unusable (CpU)
    - <sup>2</sup> Arithmetic Overflow (Ov)
  - SYSCALL/Breakpoint (SYS/Bp)
    - <sup>2</sup> SYSCALL instruction
    - <sup>2</sup> BREAK instruction


## uMPS processor architecture

- ? Exception handling (cont'd):
  - ? TLB Management (TLB)
    - <sup>?</sup> TLB-Modification (*Mod*)
    - <sup>2</sup> TLB-Invalid (*TLBL* & *TLBS*)
    - Bad-PgTbl (BdPT)
    - PTE-MISS (PTMs)
  - ? Interrupts (Ints)
    - ? remember Status.IM mask and Status.IEc bit
    - <sup>7</sup> hardware and software interrupts

auro Morsiani 29

© 2006 Mauro Morsiani

- uMPS processor actions on exception:
  - Pasic operations:
    - <sup>2</sup> EPC stores the current PC
    - <sup>2</sup> BD bit is set if required
    - ? Cause.ExcCode is set
    - 2 Status.VM, KU and IE stacks are pushed:



## uMPS processor architecture

- uMPS processor actions on exception (cont'd):
  - 2 Exception-specific operations:
    - ? Address Error (AdEL & AdES): set BadVAddr
    - <sup>2</sup> Coprocessor Unusable (CpU): set Cause.CE
    - ? Interrupts (Ints): set Cause.IP
    - 7 TLB Management (TLB):
      - ? set BadVAddr
      - 2 load EntryHi.SEGNO and EntryHi.VPN

© 2006 Mauro Morsiani

\_\_


- uMPS processor actions on exception (cont'd):
  - At the end:
    - 2 load **PC** with a fixed address in ROM:
      - 2 0x1FC0.0180 if Status.BEV is set
      - 2 0x0000.0080 if Status.BEV is not set
  - <sup>2</sup> All this in one atomic operation
  - ROM exception handlers will perform specific actions and set some exception types:
    - <sup>7</sup> Bad-PgTbl (BdPT)
    - PTE-MISS (PTMs)


## uMPS processor architecture

- ? ROM exception handler first task:
  - to save the current processor state (the "old" one) and to load a new state (the "new" one)
  - <sup>2</sup> A processor state contains:
    - 1 word for the EntryHi CP0 register (contains the current ASID, EntryHi.ASID)
    - 2 1 word for the Cause CP0 register
    - 2 1 word for the Status CP0 register
    - 2 1 word for the PC (New) or EPC (Old)
    - 29 words for the GPR registers (GPR registers \$0, \$k0, and \$k1 are excluded)


© 2006 Mauro Morsiani

© 2006 Mauro Morsiani





- Put where is the processor state stored?
  - <sup>2</sup> in the ROM reserved frame:




uMPS processor architecture ? But where? ? in the bottom part of the ROM reserved frame: SYSCALL/BREAK New Area 0x2000.03D4 SYSCALL/BREAK Old Area 0x2000.0348 Program Trap New Area 0x2000.02BC Program Trap Old Area 0x2000.0230 TLB Management New Area 0x2000.01A4 TLB Management Old Area 0x2000.0118 Interrupt New Area 0x2000.008C Interrupt Old Area 0x2000.0000

• Ending the exception handling:

ROM handler (hopefully) will load a processor state and: jump to some address

RFE (Return From Exception): pop the KU, IE and VM stacks



## uMPS processor architecture

- ? Beware...
  - look at **Cause** in Old area for knowing exactly what happened
  - remember that **KU**, **IE** and **VM** stacks in **Status** were pushed before being stored, and will be popped when returning from the exception
  - remember that **EPC** will point to the correct address to jump to after having serviced the exception (the **BD** bit tells if it was the instruction at **EPC** or the instruction in a branch delay slot to cause the exception)

40

© 2006 Mauro Morsiani