


**Figure 8.9** Flowchart for Unsigned Binary Multiplication.




(a) Block Diagram

C	A	Q	M	
0	0000	1101	1011	Initial Values
0	1011	1101	1011	Add } First Shift } Cycle
0	0101	1110	1011	
0	0010	1111	1011	Shift } Second Cycle
0	1101	1111	1011	
0	0110	1111	1011	Add } Third Shift } Cycle
1	0001	1111	1011	
0	1000	1111	1011	Add } Fourth Shift } Cycle

(b) Example from Figure 8.7 (product in A, Q)

Figure 8.8 Hardware Implementation of Unsigned Binary Multiplication.



**Figure 8.12** Booth's Algorithm for Two's Complement Multiplication.

8 / COMPUTER ARITHMETIC

A	Q	Q <sub>-1</sub>	M		
0000	0011	0	0111	Initial Values	
1001	0011	0	0111	A ← A - M Shift	} First Cycle
1100	1001	1	0111		
1110	0100	1	0111	Shift	} Second Cycle
0101	0100	1	0111	A ← A + M	
0010	1010	0	0111	Shift	} Third Cycle
0001	0101	0	0111	Shift	
					} Fourth Cycle

**Figure 8.13** Example of Booth's Algorithm.